SRAM
6 transistors per memory cell
Low density
Fast access -> latency of 0.5-5ns
2020-11-19
Backlinks
MIPS Cache: Memory hierarchy
SRAM
stub